

High Performance Polycrystalline SiGe Thin Film Transistors Using Al₂O₃ Gate Insulator

Zhonghe Jin^{*}, Hoi S. Kwok, Man Wong^{**}

Department of Electrical and Electronic Engineering
The Hong Kong University of Science and Technology
Clear Water Bay, Kowloon, Hong Kong

Abstract

The use of aluminum oxide as the gate insulator for low temperature (<600°C) polycrystalline SiGe thin film transistors (TFTs) has been studied. The aluminum oxide was sputtered from a pure aluminum target using a reactive N₂O plasma. The composition of the deposited aluminum oxide was found to be almost stoichiometric (i.e. Al₂O₃), with a very small fraction of nitrogen incorporation. Even without any hydrogen passivation, good TFT performance was measured on devices with 50nm thick Al₂O₃ gate dielectric layers. Typically, a field effect mobility of 47cm²/Vs, a threshold voltage of 3V, a sub-threshold slope of 0.44V/decade, and an on/off ratio above 3×10⁵ at a drain voltage of 0.1V can be obtained. These results indicate that the native interface between the Al₂O₃ and the SiGe channel layer is sufficiently passivated to make Al₂O₃ a better alternative to grown or deposited SiO₂ for SiGe field effect devices.

^{*} Permanent address: Optoelectronic Lab, Dept. of Information Science and Electronic Eng., Zhejiang University, Hangzhou, China. Email: jinzh@isee.zju.edu.cn.

^{**} Corresponding author. Tel. +852 2358 7057, Fax. +852 2358 1485, Email: eemwong@ee.ust.hk

Introduction

SiGe has been proposed as an attractive alternative to Si in a variety of micro-electronic applications. In bipolar transistors, it has been used to form narrow bandgap base regions [1]. In field effect devices, it has been used to form midgap gate electrodes [2]. In large area electronics such as flat panel displays, its potential advantages include higher mobility and lower solid state crystallization (SPC) temperature [3]. In all of these applications, the processing of SiGe is believed to be “compatible” to the processing of Si. However, because of the poor interface between a conventional SiO₂ gate insulator and the polycrystalline SiGe (poly-SiGe) channel layer, there is still significant disparity, particularly for NMOS TFTs, between the best reported performance of poly-SiGe and that of poly-Si TFTs, even after extensive hydrogenation. Clearly, improvement of the interface quality holds the key to realizing better performing poly-SiGe TFTs.

A possible approach to improving the interface quality is to use alternative techniques of gate insulator formation. Low temperature electron cyclotron resonance grown SiO₂ [4] and sputtered oxide [5] have been investigated with some degrees of success. Yet a different approach is the use of alternative gate dielectric materials. Since Al₂O₃ has been used as part of the gate insulators of amorphous Si TFTs [6], its applicability in poly-SiGe is investigated in this work.

Experimental

The Al₂O₃ thin films used in this work were formed in a novel RF plasma reactive sputtering deposition system, a schematic of which is shown in Figure 1. The Al target and the wafer chuck form the parallel plate electrodes for the plasma. The diameters of the target and the wafer chuck are about 5cm. The pressure in the vacuum chamber was controlled by a butterfly valve and the gas flow rate. An 18.7kHz RF power generator was used to generate the plasma. Al₂O₃ was sputtered reactively using an N₂O plasma, with the wafer temperature controlled by an electrical heater underneath the wafer chuck. Relevant process conditions are summarized in Table 1.

A depth profile (Figure 2) of the atomic concentration of various elements within an Al₂O₃ layer in its as-deposited form has been obtained using X-ray photoelectron spectroscopy (XPS). The thickness of the film is about 50nm and the ratio of aluminum to oxygen is around 2 to 3 with a small but non-negligible nitrogen content.

This indicates the film is largely stoichiometric. The Al2p binding energy of 76.4eV shown in the XPS spectrum in Figure 3 provides further proof of the full oxidation of Al.

NMOS poly-SiGe TFTs were fabricated using a conventional 4-mask self-aligned process with a maximum processing temperature of no greater than 600°C. The process began with 100mm, (100)-oriented N-type Si wafers with 500nm of thermally grown oxide. A 100nm thick layer of SiGe was deposited in a low pressure chemical vapor deposition (LPCVD) system [7] to form the channel layer. Silane and germane at respective flow rates of 100sccm and 10sccm were used as the source gases. The deposition temperature was 550°C. The Ge content in the deposited SiGe films was 15%, measured using Rutherford back-scattering spectroscopy. X-ray diffraction analyses indicated that the as-deposited films were polycrystalline. Following the deposition of the channel layer and transistor island patterning by plasma etching, the wafers were cleaned and loaded in the reactive sputtering system for Al₂O₃ deposition. The thickness of the film was adjusted by controlling the deposition time and checked using a surface profilometer. The gate electrodes were realized by patterning 280nm thick LPCVD Si_{0.55}Ge_{0.45} thin films. The Al₂O₃ not covered by the gate electrode was etched in a buffered HF solution. The source, the drain and the gate regions were doped by a self-aligned 4x10¹⁵/cm² phosphorus implantation. Before the 5-hour implant activation at 600°C, a 500nm thick chemical vapor deposited low temperature oxide (LTO) pre-metal insulation layer was laid down, using SiH₄ and O₂ at 425°C. Subsequently, the contact holes were opened in a buffered HF solution and 1µm of Al-Si1% was sputter deposited. Finally, the devices were sintered in Forming gas for 30 minutes at 400°C. No plasma hydrogenation was performed, so that the “intrinsic” performance of the devices can be measured.

Results and discussions

The fabricated devices were characterized using an HP4156 Precision Semiconductor Parameter Analyzer. Typical room temperature IV curves of the poly-Si_{0.85}Ge_{0.15} TFTs and the corresponding gate leakage current are shown in Figure 4. Though a soft increase in the gate leakage occurred at around 4.5V, it is low during all the measurements. Such leakage can be reduced either by optimizing the deposition or

the annealing condition of the reactively sputtered Al₂O₃ film or by capping it with a thin layer of LTO. The drain current (I_d) begins to increase rapidly at a gate voltage (V_g) of 1V and quickly enters the linear regime at about 3V, indicating a very effective gate control. The estimated threshold voltage and the sub-threshold slope are 3V and 0.44V/decade, respectively. At a drain voltage (V_{ds}) of 0.1V, the off current is lower than 1pA/μm. This translates to an on/off ratio of greater than 3×10⁵, even without any deliberate hydrogen passivation. A field-effect mobility (μ_{FE}) of 47cm²/Vs can be estimated using the following equation:

$$\mu_{FE} = \frac{1}{V_d} \frac{L}{W} \frac{1}{C_{ox}} \frac{dI_d}{dV_g},$$

where L is the channel length, W the channel width, and C_{ox} the capacitance per unit area of the 50nm Al₂O₃. A dielectric constant of 10 was assumed for Al₂O₃. This mobility is much better than that of the poly-SiGe TFTs using SiO₂ as the gate insulators [3,8,9].

The I_d-V_d curves are shown in Figure 5. The behavior is typical of field effect TFTs showing partial saturation effects at high V_d. The slight increase of I_d at V_d above 4.5V is probably caused by grain boundary enhanced “kink” effects.

The performance of the device shown in Figures 4 and 5 is much better than similar devices realized with SiO₂ as the gate insulators. A comparison of the relevant parameters is summarized in Table 2. The good sub-threshold slope obtained in this work is better than those obtained on heavily hydrogenated devices with SiO₂ gate insulators. Part of this improvement resulted from the higher dielectric constant of Al₂O₃, which is about 2.5 times that of SiO₂. A more important reason is the improved interface between the Al₂O₃ dielectric and the SiGe channel layer. The mobility obtained in this work is comparable to state-of-art poly-Si devices, this is the first time ever that high mobility poly-SiGe TFTs have been realized without extensive hydrogenation. This makes the Al₂O₃ a significantly better substitute for SiO₂ as the gate insulators for poly-SiGe TFTs.

As shown in Figure 2, the Al₂O₃ contains about 5% of nitrogen. This is because N₂O was used as the reaction gas instead of pure O₂. At the present moment, it is not clear whether the nitrogen plays an active role in improving the interface quality.

Experiments are planned to clarify this ambiguity and improve the breakdown voltage of the material.

Conclusion

A novel reactive sputter deposition system was used to form Al_2O_3 as the gate insulators of poly-SiGe TFTs. Material analyses indicate the deposited film is largely stoichiometric, with about 5% nitrogen incorporation. Devices with 50nm thick Al_2O_3 gate insulators were fabricated at temperatures not exceeding 600°C . The fabricated devices showed excellent performance even without any deliberate hydrogenation. Compared to poly-SiGe TFTs with SiO_2 as gate insulators, the field-effect mobility and the sub-threshold slope improved significantly, indicating a good interface between Al_2O_3 and the SiGe channel layer. These results suggest that Al_2O_3 is more suitable than SiO_2 as a gate insulator material for poly-SiGe TFTs.

Acknowledgment

This work was supported by a Competitive Earmarked Research Grant from the Research Grants Council of Hong Kong and a grant from the Hong Kong Industry Department.

References

1. G. L. Patton, J. H. Comfort, B. S. Meyerson, E. F. Crabbe, G. J. Scilla, E. de Fresart, J. M. C. Stork, J. Y. C. Sun, D. L. Hareme, and J. N. Burghartz, 75-GHz f_T SiGe-base heterojunction bipolar transistors, IEEE Electron Device Letters, Vol. 11, No.4, P171-173.
2. T. J. King, J. R. Pfister, J. D. Shott, J. P. McVittie, and K. C. Saraswat, A polycrystalline $\text{Si}_{1-x}\text{Ge}_x$ gate CMOS technology, IEDM Tech. Dig., 1990, P253-256.
3. T. J. King, K. C. Saraswat, Polycrystalline silicon-germanium thin film transistors, IEEE Transaction on Electron Devices, Vol.40, No.9, Sept/1994, P1581-1591.
4. T. Chikatilov, Y. F. Yang, and E. S. Yang, Improvement of SiGe oxide grown by electron cyclotron resonance using H_2O vapor annealing, Appl. Phys. Lett., 69(17), Oct/1996, p2578-2580.
5. Z. H. Jin, G. A. Bhat, M. Yeung, H. S. Kwok, and Man Wong, Improving SiO_2 /polycrystalline SiGe interface using sputtered SiO_2 and its application in TFT, Proceedings of the International Display Workshop, Nagoya, Japan, Nov. 19-21, 1997. P239-242.
6. H. Yamamoto, H. Matsumaru, K. Shirahashi, M. Nakatani, A. Sasano, N. Konishi, K. Tsutsui, and T. Tsukada, A new a-Si TFT with $\text{Al}_2\text{O}_3/\text{SiN}$ double-layered gate insulator for 10.4-inch diagonal multicolor display, IEDM Tech. Dig., 1990, P851-854.
7. Z. H. Jin, G. A. Bhat, M. Yeung, H. S. Kwok, and Man Wong, Low temperature annealing of polycrystalline $\text{Si}_{1-x}\text{Ge}_x$ after dopant implantation, IEEE Transaction on Electron Devices, Vol. 44, No. 11, Nov/1997, P1958-1964.
8. T. J. King and K. C. Saraswat, Status and Prospect of polycrystalline silicon-germanium TFT technology for AMLCD application, Proceedings of the International Display Research Conference, Canada, July 1997, P29-35.
9. S. Jurichich, T. J. King, K. Saraswat, J. Mehlhaff, Low Thermal budget polycrystalline silicon-germanium thin-film transistor fabricated by rapid thermal annealing, Jpn. J. Appl. Phys. (Part 2), Vol. 33 No. 8B, 1994, PL1139-1141.

List of Tables

Table 1: Process conditions for Al₂O₃ sputter deposition.

Table 2: Comparison of poly-SiGe TFTs with Al₂O₃ or SiO₂ as gate insulator.

List of Figures

Figure 1: Schematic diagram of the reactive sputter deposition system.

Figure 2: XPS depth profile of the as-deposited Al_2O_3 .

Figure 3: XPS spectrum around the $\text{Al}2p$ peak in the bulk of the Al_2O_3 thin film.

Figure 4: I_d - V_g curves and gate leakage current of the poly-SiGe TFT with 50nm Al_2O_3 gate insulator.

Figure 5: I_d - V_d curve of the poly-SiGe TFT with 50nm Al_2O_3 gate insulator.

Table 1.

RF power	450W
RF frequency	18.7kHz
N ₂ O flow rate	400sccm
Chamber pressure	200 mTorr
Substrate temperature	380°C
Deposition time	85 minutes

Table 2.

	Before Hydrogenation		After Hydrogenation	
	Al ₂ O ₃	SiO ₂ [Ref.3] ^{*1}	SiO ₂ [Ref. 9] ^{*2}	SiO ₂ [Ref. 8] ^{*3}
Field effect mobility (cm ² /Vs)	47	0.1	2.2	38
Threshold voltage (V)	3	13.6	19.5	5.5
Sub-threshold slope (V/decade)	0.44	2.0	4.3	1.5
On/off ratio	2x10 ⁵	500	Not available	>1 x10 ⁶

*1. Fabricated with a 550°C SPC process.

*2. Passivated by hydrogen implantation.

*3. Passivated in hydrogen plasma

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5

